Abstract-Pulse-width modulated (PWM) inverters are known to generate common mode voltages which cause motor bearing currents in the induction motor drives. They also result in leakage currents which act as sources of conducted electromagnetic interference in the drive system. The common mode voltage generated by a conventional three-level inverter can be eliminated by switching only the voltage space vectors which do not produce the common mode voltage. This paper presents a PWM switching strategy to eliminate common mode voltage using the open-end winding configuration for the induction motor. The switching strategy presented in this paper, does not generate any alternating common mode voltages in the drive system and hence the electrostatic coupling of the common mode voltage, which results in the bearing currents and the leakage currents, is avoided. The proposed scheme is devoid of neutral point voltage fluctuations and does not require neutral point clamping diodes, when compared to the common mode elimination scheme based on the conventional three-level inverter topology. Also, the present scheme uses a single dc-link with half the voltage compared to the conventional three-level inverter based scheme. 
I. INTRODUCTION
T HE PULSE-WIDTH modulation (PWM) voltage source inverters have enabled efficient and easy control of the adjustable speed induction motor drives and they are widely used in industrial drives. These PWM inverters also cause high frequency, high level, common mode voltages in the system [1] .These alternating common mode voltages result in motor bearing currents by electrostatic coupling through parasitic capacitances [1] - [3] . The inverter generated common mode voltage also causes motor leakage currents which act as sources of Electromagnetic Interference in the drive system [4] . PWM inverter, which does not generate common mode voltage, is suggested as a solution to eliminate the problems associated with the common mode voltage [3] . Reference [5] presents modulation schemes for eliminating the common mode voltage in the conventional neutral point clamped three-level inverter, using only those voltage space vectors which do not generate common mode voltage. This scheme experiences neutral point fluctuations, which is characteristic of neutral point clamped topology. The neutral point fluctuation in this scheme can be controlled, by adding additional hardware to balance the neutral point voltage fluctuation [6] .
The open-end winding induction motor, fed by two two-level inverters with half the dc-link voltage (compared to the conventional three-level scheme) from both sides, realizes a three-level inverter structure. [7] - [9] . In [7] and [8] , isolated power supplies are used to suppress the zero sequence currents in the phase windings of dual inverter fed open end winding induction motor drive. In [10] , a space vector based PWM technique is employed to suppress the zero sequence currents in the motor phase windings so that the two two-level inverters can be operated with a single dc-link. The PWM scheme in [10] , suppresses the zero sequence currents in the machine phase windings, but does not eliminate the common mode voltage generated by the dual inverter. In the present work, a PWM switching strategy is proposed for the dual-inverter fed open-end winding induction motor drive with single dc-link, such that the two inverters do not generate any alternating common mode voltage. As the alternating common mode voltage is absent in the proposed drive, the possibility of electrostatic coupling and the associated problems are avoided [1] - [4] . [8], [10] . It does not require the neutral point clamping diodes and has a simple power circuit compared to the conventional three-level inverter based scheme [5] . The proposed scheme uses half the dc-link voltage compared to the neutral point clamped inverter based scheme and has a lesser device count. The present scheme needs an open-end winding configuration for the induction motor which is easily obtained by opening the neutral of the stator windings and does not call for any change in the design or structure of the induction motor. [7] , [8] . Open-end winding induction motor structure is obtained by opening the neutral point of the conventional cage induction motor and does not require any design change in the motor. A three-level inverter structure is realized, when the open-end winding induction motor is fed by two two-level inverters with half the dc-link voltage , compared to the dc-link voltage of the conventional neutral point clamped three-level inverter. Each of the two-level inverter in the open-end winding induction motor drive ( Fig. 1) can generate voltage space vectors as shown in Fig. 2(a) and pole voltage level ' corresponds to 0 (when the pole voltages are referred to the negative rail of the dc-link). Therefore common mode voltage generated by INV1 for the combination 13 is (6) The common mode voltage generated by INV2 for this combination is
II. OPEN-END WINDING INDUCTION MOTOR DRIVE WITH
The common mode voltages corresponding to all the seven vectors in Fig. 2(b) are given in Table I From Table I , it can be seen that these vectors do not generate any common mode voltage across the machine winding and hence zero sequence currents will not flow in the machine winding if these vectors are only used for PWM generation [10] . Hence isolated dc-links are not required to suppress zero sequence currents and both the twolevel inverters can be operated with the same dc-link. shows the schematic of the dual inverter fed open end winding induction motor drive with the single power supply [10] .
The active vectors which do not produce the common mode voltage across the machine windings form a hexagon as shown in Fig. 2(c) , and when they are used for PWM generation, the combined inverter operates as a two-level inverter. Fig. 2 (c) also shows the space phasor combinations which would generate these active vectors. Each of the active vector of this resultant two-level inverter can be realized by two different space phasor combinations. In the scheme presented in [10] , these active vectors are generated by using the combinations 13 , 24 , 35 , 46 , 51 , and 62 , respectively. The zero vectors used were 77 and 88 . When this scheme is adopted, the two-level inverter INV1 will switch through the active vectors 1-6 and INV2 will switch through 1 through 6 [10] .
As the two-level inverters in this scheme [10] , switch individually through the vectors 1-6 and 1 -6 , they generate alternating common mode voltage (with respect to the negative dc link rail) as in the case of any conventional two-level inverters (Table I) . These common mode voltages do not cause the zero sequence currents in the machine phase windings, as at every instant the common mode voltages generated by the individual inverters are equal and appear at the opposite ends of the windings. But these common mode voltages generated by the inverters can couple to the stator frame and rotor frame causing undesirable bearing currents and leakage currents as in the case of the conventional PWM inverters [1] - [4] . A PWM scheme is proposed in the present work, to eliminate these common mode voltages generated by the individual inverters.
III. PROPOSED PWM SCHEME TO ELIMINATE COMMON MODE VOLTAGE
In the proposed PWM scheme, the vectors of the individual inverters are selected such that they do not generate any alternating common mode voltage in the system. Each of the active vectors of Fig these combinations as sequence-1. The common mode voltage generated by INV1 (referred to the negative rail of the dc-link, Fig. 3 ) for the states 1, 3, and 5 can be determined from its pole voltages (Table I) [ (6) and (7)]. Therefore, if the individual inverters use only the states (1, 3, and 5), they do not generate any alternating common mode voltage. The zero vector in the dual inverter has eight combinations. Of these, the combinations 11 , 33 or 55 are to be used along with sequence-1.
It may be observed that there is one more switching sequence available, which will not generate alternating common mode voltages in the individual inverters. This alternative combinations (referred as sequence-2) for the active vectors H, J, L, N, Q, and S are 64 , 24 , 26 , 46 42 , and 62 , respectively. It can be verified that, this sequence also, when used with zero vectors, 22 , 44 or 66 do not generate any alternating common mode voltage (Table I) . Hence in the present work, the alternating common mode voltage is eliminated by using voltage vectors of sequence-1 or sequence-2.
Hence, with the PWM scheme proposed in the present work, the individual inverters do not generate any alternating common mode voltages in the system, and the possibility of bearing currents and leakage currents due to electrostatic coupling and its associated problems are also avoided. The active vectors and the zero vectors for the dual inverter used in the present work (for sequence-1) are shown in Fig. 4 .
From the Fig. 4 , it can be noted that a particular individual pole voltage of INV1 and the respective pole voltage in INV2 are at 180 out of phase. Also the pole voltage will not have half wave symmetry as the inverters only switch through vectors 1, 3, or 5 (for sequence-1) or vectors 2, 4, or 6 (sequence-2). The maximum amplitude reference space vector that can be generated by the drive under linear modulation with the proposed PWM is equal to the radius of the circle inscribed in the hexagon in Fig. 4 (shown by the dotted line in Fig. 4) . The amplitude of active vectors in the proposed drive is and the maximum amplitude of reference space vector generated (Fig. 4) (8)
The corresponding maximum value of peak fundamental phase voltage that can be generated by the drive is then given by (9) It may be observed that, this is same as the maximum value of peak fundamental phase voltage generated by the conventional two-level inverter (which has common mode voltages and its associated problems) with Sinusoidal Pulse Width Modulation. This maximum value of peak fundamental phase voltage is 15% less than to the peak fundamental amplitude that can be generated with the space vector based pulse width modulation. This can be compensated with an additional boost in the dc-link voltage. Hence it can be verified that with a dc-link voltage of 0.57 (15% boost over ) the proposed scheme with common mode elimination, can generate the same maximum fundamental amplitude of the phase voltage equivalent to that generated by a conventional two-level inverter which uses a dc-link voltage of (Fig. 4) (10)
A. Principle of the Proposed PWM Scheme
Each of the active vectors of the dual inverter (which do not contribute to common mode voltage variations, Fig. 4 ) is synthesised from two individual inverter space vectors which are spaced at 120 . As shown in Fig. 5(a) , can be seen as the sum of from INV1 and from INV2 [ Fig. 2(a) ]. Vector is the sum of vectors from INV1 and from INV2 [ Fig. 2(a) ]. All the vectors of the combined inverter can be resolved similarly as sum of two vectors from the individual inverters and Fig. 5(b) shows the active vectors and the corresponding vector pairs.
From Fig. 5(b) , it is seen that vector of INV1 along with vector of INV2 is uniquely transformed to . Vector of INV1 and of INV2 are transformed to in the dual inverter scheme. Vectors and form the sector-1 of the combined inverter (Fig. 4) . Vectors and of INV1 define the sector-1 of INV1 and and define the sector-3 of INV2 [ Fig. 2(a) ]. This means that sector-1 of INV1 and sector-3 of INV2 are mapped to sector-1 of the combined inverter. Similarly each of the sectors in the combined inverter gets mapped to a sector in the individual inverter. Therefore, a reference voltage space vector for the combined inverter also gets mapped to a pair of reference space vectors corresponding to the individual The zero vectors which could be used with sequence-1, are 11 , 33 , and 55 . The zero vector to be applied in any sector is selected such that, while the reference space vector is in a 
B. Generation of the Reference Space Vector for the PWM Controller
Let be the instantaneous reference space phasor making an angle with the A-phase axis as shown in Fig. 5(c) . This vector has to be realized by switching the vectors and along with the zero vectors of the combined inverter as it is in sector-1. This vector can be mapped to corresponding vector with respect to INV1, for which the magnitude and angular relations are to be determined. The ratio of the magnitudes of the reference vector for the combined inverter and the reference vector for the individual inverter will be same as the ratio of the magnitudes of the voltage space vectors of the combined inverter and the individual inverter. The magnitude of the active vector of the individual two-level inverter is times the magnitude of the active vector in the combined inverter [ Fig. 5(c)] . Hence, the magnitude of the instantaneous reference If and are the components of (for the dual inverter) along the -axes, the components of (corresponding the individual inverter, INV1) along the -axes are given by (12)
C. Generation of the PWM Signals
The reference space vector obtained with (12) is used by the PWM controller to generate the switching vectors corresponding to INV1. A space vector based PWM with which the switching vectors are directly obtained from the instantaneous reference phase voltages, is used for the present work (The algorithm is given in the Appendix.) [10] , [11] . The instantaneous reference phase voltages corresponding to and are obtained by the transformation (for the individual inverter, INV1)
These instantaneous reference phase voltages are used by the PWM controller to generate the switching vectors of inverter-1 (13), which are then translated to the switching vectors of the combined inverter by deriving the corresponding gate drive signals for INV1 and INV2. Table I shows the logic to translate the active switching vectors generated by the PWM controller (for INV1), to gate drive signals for INV1 and INV2 so that the switching vectors of INV1 are translated to the actual vectors of the dual inverter. As mentioned earlier, the zero vectors (11 , 33 , and 55 ) are distributed in different sectors such that in any sector one of the inverter is clamped to a particular state. Sector-1 and sector-4 uses 11 as zero vector, sector-2 and sector-2 uses 33 and sector-3 and sector-6 uses 55 . These pair of sectors can be identified by checking the phase which has the middle value of the three phase voltage amplitudes. It can be verified that, if the reference space vector is in Sector 1 or 4 B-phase will be the middle phase, in sector-2 or sector-5 A-phase will be the middle phase and if the reference space vector is in sector-3 or sector-6, C-phase will be the middle phase. The PWM controller generates three signals (mid a, mid b and mid c) one of which will be high when a particular phase is the middle phase. The digital logic uses these signals to generate the gate signals during the zero vector duration. Table III shows the part of the logic to generate the gate signal during the zero vectors. The algorithm for the PWM generation and generation of the actual switching vectors is given in Appendix.
IV. EXPERIMENTAL RESULTS
The proposed PWM scheme is implemented for a 1 kW open end winding induction motor drive with single power supply of 200 V . The controller is implemented in TMS320F240 DSP platform. The drive was operated under and was accelerated to the rated speed. The inverter switching frequency is kept constant around 1KHz for the entire speed range. The drive is operated with different set speeds to study the operation under different modulation index and the results are presented. Fig. 6(a) shows the pole voltages of INV1 and INV2 ( and ) for low speed range . The pole voltages are at 180 out of phase as expected and they do not have the half wave symmetry as the inverters are only switching through vectors 1, 3, and 5 (Fig. 4) . The pole voltage of INV1 is clamped to high level when the reference space phasor is in sector-1 and the pole voltage of INV2 is clamped when it is in sector-4. Fig. 6(b) shows the harmonic spectrum of the pole voltages and it has no triplen components. The pole voltage shows even order harmonics and this is expected as the inverters switch only through the states 1, 3, and 5. The pole voltages from the inverters (at the end of the phase winding) are at 180 out of phase and these even order harmonics get cancelled and the fundamental components get added. Hence, these even order harmonics do not appear in the phase voltage. Fig. 6(c) shows the phase voltage and the absence of triplen components in the phase voltage is evident from its harmonic spectrum presented in Fig. 6(d) . Fig. 6(e) shows the difference of two phase voltages . Since it is the difference between two phase voltages, it is equivalent to the line-to-line voltage as in the case in the conventional single-inverter fed induction motor drive. The line voltage shows the six-step profile, confirming the two-level operation of the dual inverter. Fig. 7(a) shows the pole voltages for the higher speed range and Fig.7(b) shows the corresponding spectrum. Fig. 7(c) shows the phase voltage for this modulation index and Fig. 7(d) shows the harmonic spectrum of the phase voltages. Two phase voltages and their difference (equivalent line voltage), are presented in Fig. 7(e) . The drive is operated in the over modulation region also, where the reference space phasor is forced to trace the hexagonal boundary. Fig.8(a) shows the pole voltages and it does not show the switchings corresponding to the zero vectors as only active vectors are switched while tracing the hexagon. Fig. 8(b) shows the harmonic spectrum of the pole voltage during over-modulation and its shows presence of fifth and seventh harmonic as the reference space vector is now tracing the hexagon. The phase voltage also [ Fig. 8(c) ] shows reduced switchings and the fifth and seventh harmonic presence is visible in the harmonic spectrum of the phase voltage in Fig. 8(d) . Fig. 9(a) shows the pole voltages during six step operation and Fig. 9(b) shows the normalized harmonic spectrum of the pole voltages. The waveforms show that the pole voltages are 180 out of phase and the pole voltages are not symmetric as they switch only through the states of 1, 3, and 5. Fig.9(c) shows pole voltages and the phase voltage during six step operation and Fig. 9(d) presents the harmonic Fig. 9(e) . Fig.10 The algorithm employs a space vector based PWM scheme to generates the drive signals for the dual inverter from the instantaneous amplitudes of the reference phase voltages. The principle of this space vector scheme is to achieve centering of the duration of the active vectors within a switching period [10] , [11] .
1) Read the instantaneous amplitudes of the reference phase voltages for the dual inverter;
. Find the components of the reference space phasor for the dual inverter and using the following transformation:
2) Find the components of the reference space phasor with respect to INV1, and using (12). 3) Find the instantaneous amplitudes of the phase voltages for INV1 using (13). 4) Generate the switching vectors of INV1 using these instantaneous reference amplitudes, as follows. a) Convert these voltages to a proportional times by the following equations [10] , [11] b) Sort these times and determine, , and . c) The duration of the active vector is given by
The duration of the zero vector period is given by, . The centering of the active vector is achieved by adding a offset time , to the individual times, . This makes the zero vector durations equal to each. . d) The inverter leg switching timings (for INV1) , are obtained by adding this offset value to . These PWM outputs , define the switching vector of INV1 [10] , [11] . 5) Generate signals mid a, mid b, and mid c, which indicates which of the reference phase voltages for INV1 is currently the mid phase. If A-phase is the mid phase the signal mid a is made '1', if B-phase is the mid phase mid b is made '1' and if C-phase is the mid phase mid c is made "1." 6) Generate the drive signals for INV1 and INV2 with the logic in Tables II and III using the PWM outputs and signals mid a, mid b, and mid c.
